## LZ93N19

## DESCRIPTION

The LZ93N19 is a CMOS synchronous signal generator LSI which provides TV synchronous pulses and video signal processing pulses, in combination with the timing signal generator LSI (LZ93N61, LZ93F50, LZ93F33 or LZ95D37/M).

## FEATURES

- Switchable between 270000 pixels CCD and 320000 pixels CCD
- Switchable between NTSC (EIA) and PAL (CCIR) systems
- Single +5 V power supply
- External synchronization is possible
- Package : 44-pin QFP(QFP044-P-101 O)


## Synchronous Signal Generator for CCD

## PIN CONNECTIONS



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | RATING | UNIT |
| :--- | :---: | :---: | :---: |
| Supply voltage | Vcc | -0.3 to 7.0 | v |
| Input voltage | VI | $-0,3$ to Vcc +0.3 | V |
| Output voltage | Vo | -0.3 to $\mathrm{Vcc}+0.3$ | V |
| Operating temperature | Topr | -20 to +70 | ${ }^{\text {" }} \mathrm{C}$ |
| Storage temperature | Tstr | $\mathbf{- 5 5}$ to $+\mathbf{1 5 0}$ | ${ }^{\circ} \mathrm{C}$ |

DC CHARACTERISTICS

$$
\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-10 \text { to }+70^{\circ} \mathrm{C}\right)
$$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Low voltage | VIL |  |  |  | 1.5 | V | 1 |
| Input High voltage | VIH |  | 3.5 |  |  | V |  |
| Input High threshold voltage | $V^{\text {T }}+$ |  |  |  | Vcc -0.8\| |  | 2 |
| Input Low threshold voltage | Vt- |  | 0.9 |  |  | v |  |
| Hysteresis voltage | VT+-VT- |  | 0.8 |  |  | V |  |
| Output Low voltage | Vol | $\mathrm{loL}=4 \mathrm{~mA}$ |  |  | 0.4 | v | 3 |
| Output High voltage | VOH | $\mathrm{IOH}=-2 \mathrm{~mA}$ | 4.0 |  |  | v |  |
| Input Low current | \| ILL | | $\mathrm{Vl}=0 \mathrm{~V}$ |  |  | 1,0 | $\mu \mathrm{A}$ | 5 |
|  | \|luz | | $\mathrm{Vl}=0 \mathrm{~V}$ | 8.0 |  | 60 | $\mu \mathrm{A}$ |  |
| Input High current | \| $\mathrm{ll}_{\mathrm{H} 1}$ \| | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 1,0 | $\mu \mathrm{A}$ | 6 |
|  | \| 11 Hz | | $\mathrm{V}_{1}=\mathrm{Vcc}$ | 8.0 |  | 60 | $\mu \mathrm{A}$ | 7 |
| Leak Output current | \| loz | | High-Z |  |  | 1.0 | $\mu \mathrm{A}$ | 8 |

## NOTES :

1. Applied to all inputs except for VRI.
2. Applied to input (VRI).
3. Applied to all outputs.
4. Applied to all inputs except for VRI, LRST.
5. Applied to Inputs (VRI, LRST)
6. Applied to all inputs except for TST 1,TST2, TST3 TST4, TST5
7. Applied to inputs (TST 1, TST2, TST3, TST4, TST 5 ).
8. Applied to output (EOO).

PIN FUNCTION

| PIN vo. | SYMROLII | O1... PO | ARIIY ... | PIN NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CFMO | 0 | n | bier frame output | A pulse to control color frame; occurs at every 4 fields in NTSC rode, recurs at every 8 fields in PAL mode. |
| 2 | CFMI | IC | n | Color frame input | An input pin for color frame signal. Connect to CFMO (pin 1) in Internal Synchronous mode. Connect to external color frame signal in External Synchronous mode. Connect to $L$ level when 4FSC (pin 43) is set to $L$ level. |
| 3 | TST3 | ICD | - | Test terminal 3 | A pin for tests, Set open or to $L$ level in the Normal mode. |
| 4 | Scl | 0 | ] $\rfloor$ | Subcarrier output 1 | An output pin for color subcarrier. The frequency of the signal is $1 / 4$ the 4FSC frequency (pin 43). The signal is reset by color frame pulse CFMI (pin 2). |
| 5 | SC2 | 0 | $\square 1$ | Subcarrier output 2 | An output pin for color subcarrier. When the phase of SC 1 (pin 4) is 180 degree, the phase of $\mathrm{SC}_{2}$ is 90 degree in NTSC mode in PAL mode, the phase of SC2 is 90 degree when LSW (pin 14) is Low and 270 degree when LSW is High. |
| 6 | GND | - | - | Grouding | A grouding pin. |
| 7 | WHD | 0 | $]$ | Wide Horizontal drive output | An output pin for wide horizontal drive pulse. The pulse width is equal to that of PBLK (pin 39) and the repetition is horizontal frequency. |
| 8 | VRI | ICSU | V | Vertical reset | An input pin for resetting internal vertical counter. The input pulse is necessary $1 / 2$ horizontal max. delay from vertical synchronous start point, because VRI is counted by 2 times horizontal frequency. Set open or to H level when not resetting. |
| 9 | BF | 0 | $]$ | Burst flag | A pulse to define burst period. |
| 10 | BFBL | 0 | n | Burst flag blanking | At NTSC mode : holds H level. <br> At PAL mode : stays at L level during the blanking period of BF (pin 9) otherwise, stays at H level. |
| 11 | NC | - | - | Non connection | A pin for no use. |
| 12 | TVMD | IC | - | TV mode | An input pin to select TV standards. <br> At NTSC mode : L level <br> At PAL mode : H level |
| 13 | LRST | ICU | u | Line switch reset | The input resets the output from LSW (pin 14). Sed open or to H level when not used. |


| $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | SYMBOL | 1/0 | POLARITY | PIN NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | LSW | 0 | $\rfloor[$ | Line switch | The signal switches between H and L at every line. It is set at Low level at the 1st line of the 1st field. |
| 15 | ENCP | 0 | n | Encoder DC clamp | A clamp pulse that is used for recovering DC level. The repetition is horizontal frequency. |
| 16 | CBLK | 0 | $]$ | Composite blanking pulse | Composite blanking pulses. <br> In NTSC mode; H : $11.01 \mu \mathrm{~s}, \mathrm{~V}: 20 \mathrm{H}$ period <br> In PAL mode ; H: $12.12 \mu \mathrm{~S}, \mathrm{~V}: \mathbf{2 5} \mathrm{H}$ period |
| 17 | CSYNC | 0 | V | Composite synchronous signal | A composite synchronous signal. |
| 18 | TST5 | ICD | - | Test terminal 5 | A pin for to tests. Set open or to $L$ level in the Normal mode. |
| 19 | FRP2 | 0 | n | Frame read pulse 2 | A clock output that is used for VTR servo. The pulse occurs at even fields and its repetition is frame period. |
| 20 | FRPI | 0 | $\rfloor$ | Frame read pulse 1 | A clock output that is used for VTR servo. The pulse occurs at odd fields and its repetition is frame period. |
| 21 | TST2 | ICD | - | Test terminal 2 | A pin for to tests. Set open or to $L$ level in the Normal mode. |
| 22 | CKMD | IC | - | Clock mode select | A pin to select the factor of frequeny divisions, <br> Set to L level for LZ21 13, LZ2114, LZ2123, LZ2124, U2313, LZ2314, LZ2323 or LZ2324. |
| 23 | TST4 | ICD | - | Test terminal 4 | A pin for to tests. Set open or to $L$ level in the Normal mode. |
| 24 | HBLK | 0 | $]$ | Horizontal blanking pulse | A pulse that corresponds to the cease period of the horizontal transfer pulse. |
| 25 | CPMD | IC | - | Clamp Pulse mode seldct | An input pin to stop or continue BCP 1 (pin 37) and BCP2 (pin 38) pulses within the vertical blanking period. <br> L level : continuous output. <br> H level : becomes Low level during the absence of effective pixels within $V$ blanking period. |
| 26 | GND | - | - | Grounding | A grounding pin. |


| No. | SYMBOL | 1/0 | POLARITY | PIN NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 27 | CLKI | IC | $\rfloor$ | Main clock | An input pin for reference clock, Connect to Dout (pin 3) of timing LSI (LZ93N61) or DO (pin 3) of timing LSI; following frequencies appear on this pin; <br> At NTSC mode : 9.534964 MHz when CKMD $=\mathrm{L}$ level <br> 12.713285 MHzwhen CKMD = H level <br> At PAL mode : 9.656250 MHz when CKMD $=\mathrm{L}$ level <br> 12.875000 MHz when CKMD $=\mathrm{H}$ level |
| 28 | Vcc | - | - | Power supply | Supply +5 V power. |
| 29 | EOO | TO | - | Phase comparator output | Phase comparator output for input signals RPI (pin 32) and CPI (pin 30). When CPI is advanced, output is Low level. When CPI is delayed, output is High level, When phases are equal, the terminal impedance is High. |
| 30 | CPI | IC | - | Horizontal comparison input | An input pin for comparison horizontal signal to the phase comparator. Connect to SCHD (pin 33) when comparator is used. Set to $L$ level when comparator is not used. |
| 31 | HD | 0 | $\ldots$ | Horizontal drive pulse | The pulse occurs at the start of lines. Connect to timing LSI. |
| 32 | RPI | IC | $\Omega$ | Horizontal reference input | An input pin for the reference horizontal signal to the phase comparator. Connect to HD (pin 31) when comparator is used, Set to $L$ level when comparator is not used. |
| 33 | SCHD | 0 | $\rfloor$ | Subcarrier HD | A horizontal synchronization pulse obtained by dividing 4FSC (pin 43). <br> At NTSC mode : dividing into $1 / 91$ O 4FSC. <br> At PAL mode : dividing into $1 / 1135$ 4FSC ordinarily and dividing into $1 / 1137$ 4FSC during one horizontal period within the V blanking, |
| 34 | VD | 0 | $\Omega$ | $\checkmark$ drive pulse | The pulse occurs at the start of every field. Connect to VDI (pin 2) of timing LSI (LZ93N61) or VDI (Pin 1) of timing LSI(ZZ92E62). |
| 35 | Fl | $\bigcirc$ | J] | Filed index | The pulse is used for detecting field. <br> At NTSC mode : 1st field; LOW <br> 2nd field; HIGH <br> At PAL mode : 1st and 3rd field; LOW 2nd and 4th field; HIGH |
| 36 | CPBL | IC | $\ldots$ | Blanking clamp pulse | When the input is High, BCPI (pin 37) and BCP2 (pin 36) are Low. |


| $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | SYMBOL | 1/0 | POLARITY | PIN NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 37 | BCP 1 | 0 | n | Optical black clamp pulse 1 | A pulse to clamp the optical black signal. This pulse is continuous at horizontal cycle when CPMD (pin 25) and CPBL (pin 36) are Low. When CPMD is High and CPBL is Low, output stays Low during the absence of effective pixels within the Vertical blanking, otherwise is continuous at horizontal cycle. |
| 38 | BCP2 | 0 | n | Optical black clamp pulse 2 | BCP2 is the same as BCPI (pin 37) except that BCP2 is delayed by 900 ns from BCP 1 . |
| 39 | PBLK | 0 | n | Pre-blanking pulse output | Equivalent to CBLK (pin 16) pulse except for shorter pulse width with cut-off trailing edge. |
| 40 | HGI | 0 | $\sqrt{]}$ | Line index pulse 1 | The pulse is used in color separator. The signal switches $H$ and $L$ at every line. It resets at the 14th line when in NTSC, and at the 9th line when in PAL mode. |
| 41 | $\mathrm{HG}_{2}$ | o | $\left.\int\right\rfloor$ | Line index pulse 2 | The pulse is used in color separator. The signal switches $H$ and $L$ at every line. It resets at the 277th line when in NTSC, and at the 322th line when in PAL mode. |
| 42 | WBLK | 0 | $\rfloor$ | Wide blanking pulse | Equivalent to CBLK (pin 16) except that its pulse width is wider than that of CBLK. |
| 43 | 4FSC | IC | $]\rfloor$ | 4FSC input | An input pin for the signal 4 times the color subcarrier frequeny. <br> At NTSC mode : $14,318180 \mathrm{MHz}$ <br> At PAL mode : 17.734475 MHz <br> Connect to $L$ level, when $\mathrm{SC}_{1}$ (pin 4) and SC2 (pin <br> 5) signals are not required. |
| 44 | TST ${ }_{1}$ | ICD | - | Test terminal 1 | A pin for tests. Set open or to L level in the Normal mode. |

IC : Input pin (CMOS level).
ICU : Input pin (CMOS level with pull-up resistor).
ICD : Input pin (CMOS level with pull-down resistor).
ICSU: Schmitt-trigger Input pin (CMOS level with pull-up resistor)
0 : Output pin.
TO : Tri-state output pin.

TIMING DAIGRAM

VERTICAL TIMING < NTSC >
(ODD FELD)

| HD | $52352452512345678910111213141516171619202122232425$ |
| :---: | :---: |
| vD |  |
| FI |  |
| CBLK | ก-ก |
| CSYNC |  |
| PBLK | ก®n_ - n n n n |
| BF |  |
| WHD |  |
| BCP $1,2 *$ |  |
| $\mathrm{HG}_{1}$ |  |
| HG2 |  |
| FRP1 |  |
| CFMO |  |
|  | 1/2000 Field |
|  | * CPMD $=\mathrm{H}$ |

(EVEN FIELD)


## VERTICAL TIMING < PAL >

## (1st, 3rd FELD)


(2nd, 4th FIELD)


* CPMD $=\mathrm{H}$


NOTES :

- Applied to the CCD of 542 horizontal pixels (CKMD=L) $\mathbf{A}=2.31 \mu \mathrm{~s}, \mathbf{B}=2.94 \mu \mathrm{~s}, \mathbf{C}=8.60 \mu \mathrm{~s}$
. Applied to the CCD of 762 horizontal pixels $(C K M D=H) \mathbf{A}=2.36 \mu \mathrm{~s}, \mathbf{B}=2.91 \mu \mathrm{~s}, \mathrm{C}=8.57 \mu \mathrm{~s}$

HORIZONTAL TIMING < PAL >
Unit : $\mu \mathrm{S}$


NOTES :

- Applied to the $C C D$ of 542 horizontal pixels (CKMD $=\mathrm{L}) \mathrm{A}=2.28 \mu \mathrm{~S}, \mathrm{~B}=2.90 \mu \mathrm{~S}, \mathrm{C}=9.73 \mu \mathrm{~S}$
- Applied to the CCD of 762 horizontal pixels (CKMD $=\mathbf{H}$ ) $\mathbf{A}=2.33 \mu \mathrm{~S}, \mathrm{~B}=2.87 \mu \mathrm{~S}, \mathrm{C}=9.70 \mu \mathrm{~S}$
"WBLK", "CBLK" TIMING < NTSC >
(ODD FELD)

CBLK
 88

WBLK $\qquad$ $\square$ $118.5 \mathrm{H}+18.88 \mu \mathrm{~s}$
(EVEN FIELD)

CBLK
 264


WBLK $\square$ 118.5 $\mathrm{H}+7.87 \mu \mathrm{~s}$
"WBLK", "CBLK" TIMING < PAL >
(1st, 3rd FIELD)

CBLK $\qquad$
 623 62


WBLK
 137.5 H +20.51 US

(2nd, 4th FELD)

CBLK


WBLK


